Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Automatic test pattern generation system for programmable logic devices

Automatic test pattern generation system for programmable logic devices

US Patent 8516322 · Granted Aug 20, 2013

Estimated economic value: $7,537,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for dynamically enabling and disabling aggregation control2025
Apparatus and method for reusing manufacturing content across multi-chip package2023
Simulating bid requests for content underdelivery analysis2023
Integrated circuits with in-field diagnostic and repair capabilities2022
Content bidding simulator2021
Techniques for protecting security features of integrated circuits2020
Methods and apparatus for detecting defects in memory circuitry2019
Techniques for testing programmable interconnect resources2019
Techniques for protecting security features of integrated circuits2018
Circuits and methods for generating a clock enable signal using a shift register2017
Clock control circuitry and methods of utilizing the clock control circuitry2015
Clock control circuitry and methods of utilizing the clock control circuitry2015