Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Program voltage compensation with word line bias change to suppress charge trapping in memory

Program voltage compensation with word line bias change to suppress charge trapping in memory

US Patent 7995394 · Granted Aug 9, 2011

Estimated economic value: $6,784,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Enhanced gradient seeding scheme during a program operation in a memory sub-syst2025
Selective increase and decrease to pass voltages for programming a memory device2025
Bias voltage schemes during pre-programming and programming phases2025
Memory device having memory cell strings and separate read and write control gat2025
Edge word line concurrent programming with verify for memory apparatus with on-p2024
Detrapping electrons to prevent quick charge loss during program verify operatio2024
Electronic devices comprising reduced charge confinement regions in storage node2024
Positive TCO voltage to dummy select transistors in 3D memory2024
Enhanced gradient seeding scheme during a program operation in a memory sub-syst2024
EP cycling dependent asymmetric/symmetric VPASS conversion in non-volatile memor2024
Distributed compaction of logical states to reduce program time2023
Short program verify recovery with reduced programming disturbance in a memory s2023