Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Data processing apparatus and method for reducing issue circuitry responsibility by using a predetermined pipeline stage to schedule a next operation in a sequence of operations defined by a complex instruction

Data processing apparatus and method for reducing issue circuitry responsibility by using a predetermined pipeline stage to schedule a next operation in a sequence of operations defined by a complex instruction

US Patent 7984269 · Granted Jul 19, 2011

Estimated economic value: $36,897,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Data processing apparatus, method and virtual machine2025
Control of instruction issue based on issue groups2025
Cache prefetching2025
Data processing apparatus with selectively delayed transmission of operands2025
Coprocessors with bypass optimization, variable grid architecture, and fused vec2024
Prefetch store filtering2024
Coprocessors with bypass optimization, variable grid architecture, and fused vec2024
Register freeing latency2024
Shared unit instruction execution2024
Data processing apparatus and method for generating prefetches based on a nested2024
Methods and apparatus for storing prefetch metadata2024
Allocation filter for prediction storage structure2023