Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Congestion aware pin optimizer

Congestion aware pin optimizer

US Patent 7971174 · Granted Jun 28, 2011

Estimated economic value: $3,765,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system to implement altitude based I/O re-layering for electronic and2025
Automatic artwork review and validation2023
System and method for repeating a synchronized set of layout geometries2021
Editing of layout designs for fixing DRC violations2020
System, method and computer program product for design rule awareness associated2020
Electronic circuit design editor with overlay of layout and schematic design fea2020
Electronic circuit design editor with off-screen violation display and correctio2019
Method and apparatus for design rules driven interactive violation display2018
Method and system for triple patterning technology (TPT) violation detection and2017
Methods, systems, and articles of manufacture for implementing interactive, real2015
Method and system for double patterning technology (DPT) odd loop visualization 2015
Systems and methods for lithography-aware floorplanning2015