Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Mixed-signal semiconductor platform incorporating fully-depleted castellated-gate MOSFET device and method of manufacture thereof

Mixed-signal semiconductor platform incorporating fully-depleted castellated-gate MOSFET device and method of manufacture thereof

US Patent 7968409 · Granted Jun 28, 2011

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Castellated gate MOSFET tetrode capable of fully-depleted operation2014
Castellated gate MOSFET tetrode capable of fully-depleted operation2012
Mixed-signal semiconductor platform incorporating fully-depleted castellated-gat2010
Castellated gate MOSFET device capable of fully-depleted operation2010
Fully-depleted castellated gate MOSFET device and method of manufacture thereof2008
Fully-depleted castellated gate MOSFET device and method of manufacture thereof2007
Low threshold voltage MOS transistor and method of manufacture2003
Subtractive oxidation method of fabricating a short-length and vertically-orient2002
MeV implantation to form vertically modulated N+ buried layer in an NPN bipolar 2001
Integrated circuit device and method of making the same using chemical mechanica2001
Integrated circuit device having a capacitor with the dielectric peripheral regi2000
Low threshold voltage MOS transistor and method of manufacture1999