Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › MeV implantation to form vertically modulated N+ buried layer in an NPN bipolar transistor

MeV implantation to form vertically modulated N+ buried layer in an NPN bipolar transistor

US Patent 6316817 · Granted Nov 13, 2001

Estimated economic value: $23,602,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for identifying system vulnerabilities2021
High speed multiple memory interface I/O cell2014
Castellated gate MOSFET tetrode capable of fully-depleted operation2014
Neutron detector cell efficiency2013
High speed multiple memory interface I/O cell2012
Resistive voltage-down regulator for integrated circuit receivers2012
Neutron detector with wafer-to-wafer bonding2012
Neutron detector cell efficiency2012
Castellated gate MOSFET tetrode capable of fully-depleted operation2012
Mixed-signal semiconductor platform incorporating fully-depleted castellated-gat2011
Transceiver with fault tolerant driver2011
High speed multiple memory interface I/O cell2011