Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for routing of integrated circuit design

Method and system for routing of integrated circuit design

US Patent 7966597 · Granted Jun 21, 2011

Estimated economic value: $7,220,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-layer integrated circuit routing tool2025
Semiconductor circuit design and unit pin placement2022
Semiconductor circuit design and unit pin placement2021
Sink-based wire tagging in multi-sink integrated circuit net2021
Optimizing routing of a signal path in a semiconductor device2019
Timing based net constraints tagging with zero wire load validation2018
Method for calculating an effect on timing of moving a pin from an edge to an in2017
Method for calculating an effect on timing of moving a pin from an edge to an in2016
Optimized buffer placement based on timing and capacitance assertions2015
Optimized buffer placement based on timing and capacitance assertions2013
Early noise detection and noise aware routing in circuit design2013