Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Optimized buffer placement based on timing and capacitance assertions

Optimized buffer placement based on timing and capacitance assertions

US Patent 8930870 · Granted Jan 6, 2015

Estimated economic value: $2,134,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Process for colouring a thermoplastic polymer2025
Multi-layer integrated circuit routing tool2025
Multi-layer integrated circuit routing tool2025
Polyether block amide-poly(meth)acrylate foams2024
Ferroelectric nonvolatile memory device and integration schemes2023
Non-volatile memory structure using semiconductor layer as floating gate and bul2023
Semiconductor circuit design and unit pin placement2022
Semiconductor circuit design and unit pin placement2022
Light scattering polymeric composition with improved scattering efficiency and i2022
Semiconductor circuit design and unit pin placement2021
Semiconductor circuit design and unit pin placement2021
Method and apparatus for wiring multiple technology evaluation circuits2021