Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Technique for reducing parity bit-widths for check bit and syndrome generation for data blocks through the use of additional check bits to increase the number of minimum weighted codes in the hamming code H-matrix

Technique for reducing parity bit-widths for check bit and syndrome generation for data blocks through the use of additional check bits to increase the number of minimum weighted codes in the hamming code H-matrix

US Patent 7962837 · Granted Jun 14, 2011

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dual-complementary integrating duty cycle detector with dead band noise rejectio2016
Data inversion register technique for integrated circuit memory testing2014
Circuit and technique for reducing parity bit-widths for check bit and syndrome 2013
Error correction code (ECC) circuit test mode2012
Circuit and technique for reducing parity bit-widths for check bit and syndrome 2012
Data inversion register technique for integrated circuit memory testing2009
Low skew clock distribution tree2009
Low skew differential amplifier using tail voltage reference and tail feedback2009
Static random access memory (SRAM) compatible, high availability memory array an2009
Enhanced DRAM with embedded registers2008
Dual access DRAM2006
Low power sleep mode operation technique for dynamic random access memory (DRAM)2006