Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and apparatus storing expanded width instructions in a VLIW memory deferred execution

Methods and apparatus storing expanded width instructions in a VLIW memory deferred execution

US Patent 7962723 · Granted Jun 14, 2011

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods and apparatus for sharing nodes in a network with connections based on 12022
Methods and apparatus for adjacency network delivery of operands to instruction 2019
Methods and apparatus for signal flow graph pipelining in an array processing un2018
Methods and apparatus for transforming, loading, and executing super-set instruc2017
Methods and apparatus for signal flow graph pipelining that reduce storage of te2016
Methods and apparatus for creating and executing a packet of instructions organi2016
Methods and apparatus for address translation functions2016
Communicaton across shared mutually exclusive direction paths between clustered 2016
Methods and apparatus for adapting pipeline stage latency based on instruction t2016
Methods and apparatus for motion search refinement in a SIMD array processor2016
Methods and apparatus for scalable array processor interrupt detection and respo2015
Methods and apparatus for efficient complex long multiplication and covariance m2015