Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and apparatus for automated generation of abbreviated instruction set and configurable processor architecture

Methods and apparatus for automated generation of abbreviated instruction set and configurable processor architecture

US Patent 7953955 · Granted May 31, 2011

Estimated economic value: $19,509,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods and apparatus for sharing nodes in a network with connections based on 12022
Methods and apparatus for storage and translation of entropy encoded software em2020
Methods and apparatus for adjacency network delivery of operands to instruction 2019
Link time program optimization in presence of a linker script2018
Methods and apparatus for storage and translation of an entropy encoded instruct2018
Methods and apparatus for signal flow graph pipelining in an array processing un2018
Whole-program optimization using data from previous compilation runs2018
System and method for link time optimization2018
Methods and apparatus for transforming, loading, and executing super-set instruc2017
Mapping thread phases onto heterogeneous cores based on execution characteristic2017
Processor core clock rate selection2016
Methods and apparatus for signal flow graph pipelining that reduce storage of te2016