Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Double exposure semiconductor process for improved process margin

Double exposure semiconductor process for improved process margin

US Patent 7951722 · Granted May 31, 2011

Estimated economic value: $48,680,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Image-to-image mapping by iterative de-noising2025
Generating videos using sequences of generative neural networks2025
Image enhancement via iterative refinement based on machine learning models2024
Generating images using sequences of generative neural networks2024
Generating videos using sequences of generative neural networks2024
Image enhancement via iterative refinement based on machine learning models2023
Image enhancement via iterative refinement based on machine learning models2023
Interconnect structure2013
Methods of incorporating process-induced layout dimension changes into an integr2010
Method of fabricating CMOS devices using fluid-based dielectric materials2010
Method and apparatus for compensating an integrated circuit layout for mechanica2010
Method of generating an IC mask using a reduced database2005