Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Stress optimization in dual embedded epitaxially grown semiconductor processing

Stress optimization in dual embedded epitaxially grown semiconductor processing

US Patent 7935593 · Granted May 3, 2011

Estimated economic value: $5,933,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

In-situ low temperature dielectric deposition and selective trim of phase change2025
Phase change memory with graded heater2025
Proximity heater to lower RRAM forming voltage2025
Phase change memory cell with double active volume2025
Heater for phase change material memory cell2024
Media capture device with power saving and encryption features for partitioned n2024
Embedded heater in a phase change memory material2024
Multi-layer phase change memory device2024
Multi-layer phase change memory device2023
Analog circuit for softmax function2022
Artificial synapse with hafnium oxide-based ferroelectric layer in CMOS back-end2022
Multi-terminal cross-point synaptic device using nanocrystal dot structures2021