Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for forming integrated circuit device using cell library with soft error resistant logic cells

Method for forming integrated circuit device using cell library with soft error resistant logic cells

US Patent 7921400 · Granted Apr 5, 2011

Estimated economic value: $9,056,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Atomic layer etching for subtractive metal etch2025
Carbon based depositions used for critical dimension control during high aspect 2025
Syndrome decoder circuit2025
High etch selectivity, low stress ashable carbon hard mask2024
Atomic layer etching for subtractive metal etch2024
Monotonic counter memory system2024
Metal-containing passivation for high aspect ratio etch2023
Memory device and multi physical cells error correction method thereof2022
Non-volatile memory device2021
Memory apparatus and data accessing method thereof2021
Memory storage apparatus with dynamic data repair mechanism and method of dynami2021
Encoding method and memory storage apparatus using the same2021