Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Automated digital circuit design tool that reduces or eliminates adverse timing constraints due to an inherent clock signal skew, and applications thereof

Automated digital circuit design tool that reduces or eliminates adverse timing constraints due to an inherent clock signal skew, and applications thereof

US Patent 7917882 · Granted Mar 29, 2011

Estimated economic value: $3,785,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for creating an integrated circuit with a remote device2020
Automated digital circuit design tool that reduces or eliminates adverse timing 2012
Automated digital circuit design tool that reduces or eliminates adverse timing 2012
Automated digital circuit design tool that reduces or eliminates adverse timing 2012
Software programmable hardware state machines2012
System and method for managing the design and configuration of an integrated cir2012
Thread instruction fetch based on prioritized selection from plural round-robin 2011
Three-tiered translation lookaside buffer hierarchy in a multithreading micropro2011
Protecting trade secrets during the design and configuration of an integrated ci2010
Multi-ISA instruction fetch unit for a processor, and applications thereof2010
Three-tiered translation lookaside buffer hierarchy in a multithreading micropro2009
Fetch director employing barrel-incrementer-based round-robin apparatus for use 2009