Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Three-tiered translation lookaside buffer hierarchy in a multithreading microprocessor

Three-tiered translation lookaside buffer hierarchy in a multithreading microprocessor

US Patent 7558939 · Granted Jul 7, 2009

Estimated economic value: $2,395,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Compositions and methods related to aptamer-based reversible cell selection2025
Defined composition gene modified T-cell products2025
Bispecific chimeric antigen receptors and encoding polynucleotides, vectors and 2025
Transgene genetic tags and methods of use2025
Systems and methods for creating an integrated circuit with a remote device2020
Fault detecting and fault tolerant multi-threaded processors2020
Coherent instruction cache utilizing cache-op execution resources2013
Automated digital circuit design tool that reduces or eliminates adverse timing 2012
Apparatus and method for condensing trace information in a multi-processor syste2012
Software programmable hardware state machines2012
Software programmable hardware state machines2012
Multithreading microprocessor with optimized thread scheduler for increasing pip2012