{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Structure and manufacturing method of a chip scale package with low fabrication cost, fine pitch and high reliability solder bump", "item": "https://www.patentleaderboard.com/patent/7902679"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Structure and manufacturing method of a chip scale package with low fabrication cost, fine pitch and high reliability solder bump

Structure and manufacturing method of a chip scale package with low fabrication cost, fine pitch and high reliability solder bump

US Patent 7902679 · Granted Mar 8, 2011

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Logic drive based on standard commodity FPGA IC chips using non-volatile memory 2025
Logic drive based on chip scale package comprising standardized commodity progra2025
Vertical interconnect elevator based on through silicon vias2025
Logic drive based on multichip package using interconnection bridge2025
Logic drive based on chip scale package comprising standardized commodity progra2025
Field plate structure to enhance transistor breakdown voltage2025
Logic drive based on multichip package comprising standard commodity FPGA IC chi2025
Multi-output look-up table (LUT) for use in coarse-grained field-programmable-ga2025
Logic drive based on standardized commodity programmable logic semiconductor IC 2025
3D chip package based on vertical-through-via connector2024
Method of forming a transistor device with a gate structure having a pair of rec2024
Logic drive based on standard commodity FPGA IC Chips using non-volatile memory 2024