Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of forming a semiconductor die with reduced RF attenuation

Method of forming a semiconductor die with reduced RF attenuation

US Patent 7902013 · Granted Mar 8, 2011

Estimated economic value: $2,819,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor devices for high frequency applications2025
Differential sensing circuit for clock skew calibration relative to reference cl2021
Integrated circuit with resurf region biasing under buried insulator layers2021
Duty-cycle calibration based on differential clock sensing2021
Integrated circuit with resurf region biasing under buried insulator layers2020
Integrated circuit with resurf region biasing under buried insulator layers2019
Method for creating the high voltage complementary BJT with lateral collector on2019
Method for creating the high voltage complementary BJT with lateral collector on2017
HV complementary bipolar transistors with lateral collectors on SOI with resurf 2017
BICMOS device having commonly defined gate shield in an ED-CMOS transistor and b2017
Method of forming a gate shield in an ED-CMOS transistor and a base of a bipolar2017
Method for creating the high voltage complementary BJT with lateral collector on2016