Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Verification method with the implementation of well voltage pseudo diodes

Verification method with the implementation of well voltage pseudo diodes

US Patent 7895554 · Granted Feb 22, 2011

Estimated economic value: $5,235,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Aware variable fill pattern generator2023
Aware variable fill pattern generator2020
Aware variable fill pattern generator2019
Aware variable fill pattern generator2018
Contact array optimization for ESD devices2018
Vertical ESD protection device2014
Integrated high voltage capacitor having capacitance uniformity structures and a2012
Validation of an integrated circuit for electro static discharge compliance2012
Integrated high voltage capacitor having capacitance uniformity structures and a2012
Versatile system for optimizing current gain in bipolar transistor structures2009
Edge recognition based high voltage pseudo layer verification methodology for mi2009
Edge recognition based high voltage pseudo layer verification methodology for mi2009