Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Edge recognition based high voltage pseudo layer verification methodology for mix signal design layout

Edge recognition based high voltage pseudo layer verification methodology for mix signal design layout

US Patent 7562315 · Granted Jul 14, 2009

Estimated economic value: $12,487,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electrostatic discharge guard ring with snapback protection2025
Gallium nitride transistor with a doped region2024
Electrostatic discharge guard ring with complementary drain extended devices2024
Gallium nitride (GaN) based transistor with multiple p-GaN blocks2024
Trench gate trench field plate vertical MOSFET2024
Superlattice photo detector2024
Gallium nitride transistor with a doped region2023
Electrostatic discharge guard ring with snapback protection2023
Laterally diffused metal oxide semiconductor with gate poly contact within sourc2023
Hybrid active-field gap extended drain MOS transistor2022
Drain-extended transistor2022
Transistor with source field plates and non-overlapping gate runner layers2022