Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Secure mode for processors supporting MMU and interrupts

Secure mode for processors supporting MMU and interrupts

US Patent 7890753 · Granted Feb 15, 2011

Estimated economic value: $6,555,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Power optimized architecture for large language model-based applications2025
Voice over internet protocol power conservation techniques for wireless systems2020
Efficiency-based clock frequency adjustment2017
Multifunction single antenna for contactless systems2015
Method and system for controlling clock frequency for active power management2015
Booting an integrated circuit2014
Data transfer engine with delay circuitry for blocking transfers2013
Secure mode indicator for smart phone or PDA2013
Video synchronization with distributed modules2013
Memory controller idle mode2013
Clock configuration2012
Enhancement of power management using dynamic voltage and frequency scaling and 2012