Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Enhancement of power management using dynamic voltage and frequency scaling and digital phase lock loop high speed bypass mode

Enhancement of power management using dynamic voltage and frequency scaling and digital phase lock loop high speed bypass mode

US Patent 8278980 · Granted Oct 2, 2012

Estimated economic value: $9,936,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Power optimized architecture for large language model-based applications2025
Circuit and method to measure simulation to silicon timing correlation2025
Circuit and method to measure simulation to silicon timing correlation2025
Circuit and method to measure simulation to silicon timing correlation2023
Frequency locked loops and related circuits and methods2022
Computing memory architecture2022
Integrating a resistive memory system into a multicore CPU die to achieve massiv2021
Resistive random access memory matrix multiplication structures and methods2021
Method and apparatus of dual threshold clock control2020
Computing memory architecture2020
Voice over internet protocol power conservation techniques for wireless systems2020
Standard cell circuitries2019