Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Read assist for memory circuits with different precharge voltage levels for bit line pair

Read assist for memory circuits with different precharge voltage levels for bit line pair

US Patent 7881137 · Granted Feb 1, 2011

Estimated economic value: $15,188,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Foldable apparatus, foldable substrate, and methods of making2025
Detection of laser-based security attacks2023
SRAM with burst mode operation2022
Detection of laser-based security attacks2021
SRAM with burst mode operation2021
Memory hold margin characterization and correction circuit2020
Adjusting source voltage based on operating voltage response2019
Apparatus and method for sensing distributed load currents provided by power gat2019
Intelligent bit line precharge for improved dynamic power2019
Dual sensing current latched sense amplifier2019
Dual sensing current latched sense amplifier2019
Metal layers for a three-port bit cell2018