Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Self-tuning of signal path delay in circuit employing multiple voltage domains

Self-tuning of signal path delay in circuit employing multiple voltage domains

US Patent 7876631 · Granted Jan 25, 2011

Estimated economic value: $31,033,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Computer memory arrays employing memory banks and integrated serializer/de-seria2024
Memory system with burst mode having logic gates as sense elements2024
Memory system with burst mode having logic gates as sense elements2023
Memory having flying bitlines for improved burst mode read operations2023
Memory array circuits including word line circuits for improved word line signal2022
Reciprocal quantum logic inverter2022
Method, apparatus, and system for a level shifting latch with embedded logic2020
Write bitline driver for a dual voltage domain2018
Write bitline driver for a dual voltage domain2018
Voltage level shifters employing preconditioning circuits, and related systems a2017
Efficient compare operation2017
Dynamic voltage level shifters employing pulse generation circuits, and related 2017