Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High-level language code sequence optimization for implementing programmable chip designs

High-level language code sequence optimization for implementing programmable chip designs

US Patent 7873953 · Granted Jan 18, 2011

Estimated economic value: $16,589,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Instruction set architecture push with frame pointer instruction2025
Multi-purpose interface for configuration data and user fabric data2025
Network-on-chip (NOC) with flexible data width2025
Network-on-chip (NOC) with flexible data width2023
Three dimensional programmable logic circuit systems and methods2022
Multi-purpose interface for configuration data and user fabric data2022
Network-on-chip (NOC) with flexible data width2022
Interface for parallel configuration of programmable devices2022
Methods and apparatus for performing design for debug via protocol interface2020
Multi-purpose interface for configuration data and user fabric data2020
Network-on-chip (NOC) with flexible data width2020
Interface for parallel configuration of programmable devices2020