Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Layout optimization using parameterized cells

Layout optimization using parameterized cells

US Patent 7865848 · Granted Jan 4, 2011

Estimated economic value: $2,931,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Generating a power delivery network based on the routing of signal wires within 2025
Mill liner, coupling tool and method of removal of a mill liner2024
Hierarchical color decomposition of library cells with boundary-aware color sele2024
Hierarchical color decomposition of process layers with shape and orientation re2023
Customized digital content generation systems and methods2023
Stacked via rivets in chip hotspots2022
Stacked via rivets in chip hotspots2022
Fill techniques for avoiding Boolean DRC failures during cell placement2021
Fin-based fill cell optimization2021
Optimizing integrated circuit designs based on interactions between multiple int2020
Optimizing integrated circuit designs based on interactions between multiple int2020
Integrated circuit design layout optimizer based on process variation and failur2018