Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method of manufacturing integrated circuits including a FET with a gate spacer and a fin

US Patent 7863136 · Granted Jan 4, 2011

Assignee

Inventors

View full patent text on Google Patents →