{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Methods of forming trench isolation and methods of forming floating gate transistors", "item": "https://www.patentleaderboard.com/patent/7846812"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of forming trench isolation and methods of forming floating gate transistors

Methods of forming trench isolation and methods of forming floating gate transistors

US Patent 7846812 · Granted Dec 7, 2010

Estimated economic value: $4,229,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for forming a selective contact and local interconnect in situ2010
Semiconductor constructions, and methods of forming dielectric materials2010
Method of removing residual contaminants from an environment2009
Masking without photolithography during the formation of a semiconductor device2008
Silicon nanocrystal capacitor and process for forming same2007
Method of removing residual contaminants from an environment2007
Selectively deposited silicon oxide layers on a silicon substrate2007
Use of linear injectors to deposit uniform selective ozone TEOS oxide film by pu2007
Method of manufacturing devices comprising conductive nano-dots, and devices com2007
Masking without photolithography during the formation of a semiconductor device2006
Silicon nanocrystal capacitor and process for forming same2005
Silicon nanocrystal capacitor and process for forming same2004