Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for fabricating MOS devices with a salicided gate and source/drain combined with a non-silicide source drain regions

Method for fabricating MOS devices with a salicided gate and source/drain combined with a non-silicide source drain regions

US Patent 7842578 · Granted Nov 30, 2010

Estimated economic value: $2,806,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods and apparatus for electro-static discharge path detection2020
FinFET device and fabrication method thereof2019
Semiconductor structure and fabrication method thereof2019
Scalable flash EEPROM memory cell with floating gate spacer wrapped by control g2012