Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Electrical contacts for CMOS devices and III-V devices formed on a silicon substrate

Electrical contacts for CMOS devices and III-V devices formed on a silicon substrate

US Patent 7834456 · Granted Nov 16, 2010

Estimated economic value: $59,053,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Wafer-scale direct bonded array core block for an active electronically steerabl2025
Multi-layer resonator assembly and method for fabricating same2025
Amplifier bias circuit2025
Amplifier bias circuit2025
Derailment mitigation device for railroads and rail tracks2024
Common gate input circuit for III/V D-mode buffered FET logic (BFL)2024
Derailment mitigation device for railroads and rail tracks2024
Field effect transistor having field plate2024
Tunable monolithic group III-nitride filter banks2023
Group III-V semiconductor structures having crystalline regrowth layers and meth2023
Integration of electronics with lithium niobate photonics2023
Work block encroachment warning system2023