Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Common gate input circuit for III/V D-mode buffered FET logic (BFL)

Common gate input circuit for III/V D-mode buffered FET logic (BFL)

US Patent 12028059 · Granted Jul 2, 2024

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Amplifier bias circuit2025
Asymmetrically angled gate structure and method for making same2023
Field effect transistor having improved gate structures2022
Ohmic alloy contact region sealing layer2021
Field effect transistor (FET) structure with integrated gate connected diodes2020
Amplifier having a switchable current bias circuit2019
Bias circuitry for depletion mode amplifiers2019
Field effect transistor (FET) structure with integrated gate connected diodes2018
Bias circuitry for depletion mode amplifiers2018
Field effect transistor (FET) structure with integrated gate connected diodes2017
Amplifier output power limiting circuitry2017
Bias circuit having reduced power consumption2017