Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Linearized digital phase-locked loop method for maintaining end of packet time linearity

Linearized digital phase-locked loop method for maintaining end of packet time linearity

US Patent 7826581 · Granted Nov 2, 2010

Estimated economic value: $5,725,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for reducing power consumption in scannable flip-flops without additional2021
Low-power low-setup integrated clock gating cell with complex enable selection2020
Power rail for standard cell block2020
Low power integrated clock gating system and method2020
Power grid and standard cell co-design structure and methods thereof2020
System and method for improving scan hold-time violation and low voltage operati2020
Layout connection isolation technique for improving immunity to jitter and volta2020
Layout connection isolation technique for improving immunity to jitter and volta2020
High speed domino-based flip flop2020
Dynamic flip flop having data independent P-stack feedback2019
Multi-bit flip-flops2019
Low power integrated clock gating cell using controlled inverted clock2019