Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Layout connection isolation technique for improving immunity to jitter and voltage drop in a standard cell

Layout connection isolation technique for improving immunity to jitter and voltage drop in a standard cell

US Patent 10607982 · Granted Mar 31, 2020

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for reducing power consumption in scannable flip-flops without additional2021
Low-power low-setup integrated clock gating cell with complex enable selection2020
Power rail for standard cell block2020
Low power integrated clock gating system and method2020
Power grid and standard cell co-design structure and methods thereof2020
System and method for improving scan hold-time violation and low voltage operati2020
High speed domino-based flip flop2020
Dynamic flip flop having data independent P-stack feedback2019
Multi-bit flip-flops2019
Low power integrated clock gating cell using controlled inverted clock2019
System and method for improving scan hold-time violation and low voltage operati2019
Using deep sub-micron stress effects and proximity effects to create a high perf2018