Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Chip having timing analysis of paths performed within the chip during the design process

Chip having timing analysis of paths performed within the chip during the design process

US Patent 7823108 · Granted Oct 26, 2010

Estimated economic value: $4,266,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method to limit the time a semiconductor device operates above a maximum operati2023
Query response using semantically similar database records2023
Dynamic updating of a word embedding model2022
Dynamic selection of OSC hazard avoidance mechanism2022
Noise impact on function (NIOF) reduction for integrated circuit design2021
Processor pipeline management during cache misses using next-best ticket identif2021
Determining logical address of an oldest memory access request2021
Maintaining data order between buffers2021
Net routing for integrated circuit (IC) design2021
Distance based branch prediction and detection of potential call and potential r2021
Logic partition reporting for integrated circuit design2021
Single-bit latch optimization for integrated circuit (IC) design2020