Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Processor pipeline management during cache misses using next-best ticket identifier for sleep and wakeup

Processor pipeline management during cache misses using next-best ticket identifier for sleep and wakeup

US Patent 11150902 · Granted Oct 19, 2021

Estimated economic value: $2,168,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Load reissuing using an alternate issue queue2024
Shadow pointer directory in an inclusive hierarchical cache2024
Cache management using cache scope designation2024
Method to limit the time a semiconductor device operates above a maximum operati2023
Dynamic selection of OSC hazard avoidance mechanism2022
Dynamic selection of OSC hazard avoidance mechanism2022
Identifying microarchitectural security vulnerabilities using simulation compari2021
Store hit multiple load side register for preventing a subsequent store memory v2021
Write power optimization for hardware employing pipe-based duplicate register fi2021
Determining logical address of an oldest memory access request2021
Determining logical address of an oldest memory access request2021
Determining logical address of an oldest memory access request2021