Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Store hit multiple load side register for preventing a subsequent store memory violation

Store hit multiple load side register for preventing a subsequent store memory violation

US Patent 11144321 · Granted Oct 12, 2021

Estimated economic value: $3,967,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cross-core invalidation snapshot management2025
Cache governance in a computing environment with multiple processors2025
Branch prediction using speculative indexing and intraline count2025
Load reissuing using an alternate issue queue2024
Load reissuing using an alternate issue queue2024
Decentralized hot cache line tracking fairness mechanism2024
Variable formatting of branch target buffer2024
Invalidity protection for shared cache lines2024
Shadow pointer directory in an inclusive hierarchical cache2024
Metadata predictor2024
Using a shadow copy of a cache in a cache hierarchy2024
Using a shadow copy of a cache in a cache hierarchy2024