Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor package with reduced length interconnect and manufacturing method thereof

Semiconductor package with reduced length interconnect and manufacturing method thereof

US Patent 7812439 · Granted Oct 12, 2010

Estimated economic value: $3,573,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device assemblies with molded support substrates2024
Semiconductor device assemblies with molded support substrates2021
Stacked semiconductor dies with selective capillary under fill2020
Semiconductor device having multiple semiconductor chips laminated together and 2020
Semiconductor device assemblies with molded support substrates2019
Stacked semiconductor dies with selective capillary under fill2018
Stacked semiconductor dies with selective capillary under fill2018
Semiconductor device and method of forming the same2016
Semiconductor device and method of forming the same2015
Semiconductor device having penetration electrode penetrating through semiconduc2014
Semiconductor device and method of manufacturing the same2014
Semiconductor device2013