Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Digital data buffer with phase aligner

Digital data buffer with phase aligner

US Patent 7800975 · Granted Sep 21, 2010

Estimated economic value: $9,968,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Continuous coarse-tuned phase locked loop2018
High speed, rail-to-rail CMOS differential input stage2016
Data pipeline with large tuning range of clock signals2012
Register with process, supply voltage and temperature variation independent prop2012
Phase-locked loop (PLL) circuit and method2011
Phase-locked loop circuit2010
PLL circuit having reduced capacitor size2006
Clock generator circuit with a PLL having an output frequency cycled in a range 2003
Fast bus driver with reduced standby power consumption2000
Control circuit for bicmos bus drivers1998