Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clock generator circuit with a PLL having an output frequency cycled in a range to reduce unwanted radiation

Clock generator circuit with a PLL having an output frequency cycled in a range to reduce unwanted radiation

US Patent 6590458 · Granted Jul 8, 2003

Estimated economic value: $23,364,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Continuous coarse-tuned phase locked loop2018
Implementation of spread spectrum in PFM mode for DC-DC converters2018
High speed, rail-to-rail CMOS differential input stage2016
Electronic device for power-on-reset2012
Data pipeline with large tuning range of clock signals2012
Register with process, supply voltage and temperature variation independent prop2012
Phase-locked loop (PLL) circuit and method2011
Digital data buffer with phase aligner2010
Spread spectrum clocking in fractional-N PLL2010
Phase-locked loop circuit2010
PLL circuit having reduced capacitor size2006
Phase-locked loop having a stable damping factor2003