Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Implementing integrated circuit yield estimation using voronoi diagrams

Implementing integrated circuit yield estimation using voronoi diagrams

US Patent 7797652 · Granted Sep 14, 2010

Estimated economic value: $5,460,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system for implementing pattern matching of integrated circuit featur2012
Apparatus, method and computer program product for fast simulation of manufactur2012
Methods and apparatus for generating dialog state conditioned language models2010
System and methods for acoustic and language modeling for automatic speech recog2010
Voice model for speech processing based on ordered average ranks of spectral fea2010
Methods and apparatus for generating dialog state conditioned language models2009
Voice model for speech processing based on ordered average ranks of spectral fea2008
CMOS device integration for low external resistance2007
Methods and apparatus for generating dialog state conditioned language models2006
System and methods for acoustic and language modeling for automatic speech recog2005
Triple oxide fill for trench isolation2004
Preserving TEOS hard mask using COR for raised source-drain including removable/2004