Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for implementing pattern matching of integrated circuit features using voronoi diagrams

Method and system for implementing pattern matching of integrated circuit features using voronoi diagrams

US Patent 8122407 · Granted Feb 21, 2012

Estimated economic value: $5,017,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods and apparatus for generating dialog state conditioned language models2010
System and methods for acoustic and language modeling for automatic speech recog2010
Implementing integrated circuit yield estimation using voronoi diagrams2010
Voice model for speech processing based on ordered average ranks of spectral fea2010
Methods and apparatus for generating dialog state conditioned language models2009
Voice model for speech processing based on ordered average ranks of spectral fea2008
Methods and apparatus for generating dialog state conditioned language models2006
System and methods for acoustic and language modeling for automatic speech recog2005
Automatic gain control in a speech recognition system2001
Apparatus and methods for identifying homophones among words in a speech recogni2001
High performance/high density BICMOS process2000
Apparatus and method for forming a filtered inflected language model for automat2000