Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuits with stress memory effect and fabrication methods thereof

Integrated circuits with stress memory effect and fabrication methods thereof

US Patent 7795644 · Granted Sep 14, 2010

Estimated economic value: $6,736,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor devices2025
Contact profile optimization for IC device performance improvement2025
Semiconductor structure with conductive_structure2025
Semiconductor transistor structure with nanostructures and conductive structure 2025
Compact electrical connection that can be used to form an SRAM cell and method o2025
Silicide backside contact2025
Structure and formation method of semiconductor device with contact structures2025
Forming metal contacts on metal gates2025
Isolation structure and a self-aligned capping layer formed thereon2025
Semiconductor device structure and method for forming the same2025
Semiconductor devices2025
Device providing multiple threshold voltages and methods of making the same2025