Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for generating a mask layout and constructing an integrated circuit

Method for generating a mask layout and constructing an integrated circuit

US Patent 7784015 · Granted Aug 24, 2010

Estimated economic value: $6,220,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuits and processes for protection of standard cell performance fr2021
Integrated circuits and processes for protection of standard cell performance fr2019
Pseudo retention till access mode enabled memory2015
Marker layer to facilitate mask build with interactive layers2013
Integrated circuit inductor with integrated vias2013
Contact fuse which does not touch a metal layer2012
Memory power management systems and methods2011
Integrated circuit inductor with integrated vias2011
Logic block, a multi-track standard cell library, a method of designing a logic 2010
Tunable voltage controller for a sub-circuit and method of operating the same2010
Integrated circuit inductor with integrated vias2008
Method and system for determining transistor degradation mechanisms2005