Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Methods of forming CMOS integrated circuits that utilize insulating layers with high stress characteristics to improve NMOS and PMOS transistor carrier mobilities

US Patent 7781276 · Granted Aug 24, 2010

Assignee

Inventors

View full patent text on Google Patents →