Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of controlling grain size in a polysilicon layer and in semiconductor devices having polysilicon structure

Method of controlling grain size in a polysilicon layer and in semiconductor devices having polysilicon structure

US Patent 7777302 · Granted Aug 17, 2010

Estimated economic value: $4,695,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Vertical p-type, n-type, p-type (PNP) junction integrated circuit (IC) structure2019
Vertical P-type, N-type, P-type (PNP) junction integrated circuit (IC) structure2017
Method to build vertical PNP in a BiCMOS technology with improved speed2017
Vertical P-type, N-type, P-type (PNP) junction integrated circuit (IC) structure2016
Electromagnetic electron reflector2015
Method of changing reflectance or resistance of a region in an optoelectronic me2015
Programmable semiconductor device2014
Semiconductor-on-insulator substrate and structure including multiple order radi2013
Semiconductor-on-insulator substrate and structure including multiple order radi2012
Optoelectronic memory devices2012
Programmable semiconductor device2012
Thermo-mechanical cleavable structure2011