Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dual mode AES implementation to support single and multiple AES operations

Dual mode AES implementation to support single and multiple AES operations

US Patent 7769166 · Granted Aug 3, 2010

Estimated economic value: $4,624,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Processor-based system employing configurable local frequency throttling managem2023
Proactive Di/Dt voltage droop mitigation2021
Detecting objects in multiple images using integral images2017
Detecting objects in multiple images using integral images2017
Low jitter and/or fast lock-in clock recovery circuit2009
DSP memory bank rotation2005
Quotient digit selection logic for floating point division/square root1999