Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low jitter and/or fast lock-in clock recovery circuit

Low jitter and/or fast lock-in clock recovery circuit

US Patent 7545900 · Granted Jun 9, 2009

Estimated economic value: $9,864,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for decoding multiple symbols per clock cycle2025
Proactive Di/Dt voltage droop mitigation2021
Hybrid multiple bit-depth video processing architecture2012
DVD recorder and PVR instant on architecture2012
Method and apparatus for determining a second picture for temporal direct-mode b2011
Mosquito noise reduction filter in digital decoders2011
DVD recorder and PVR instant on architecture2011
Method and/or apparatus for implementing global motion compensation in a video s2010
CAVLC run-before decoding scheme2010
Dual mode AES implementation to support single and multiple AES operations2010
Efficient and high speed 2D data transpose engine for SOC application2010
Method and/or apparatus for video data storage2009