Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for switching between interpretation and dynamic translation in a processor system based upon code sequence execution counts

Method for switching between interpretation and dynamic translation in a processor system based upon code sequence execution counts

US Patent 7761857 · Granted Jul 20, 2010

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Metadata compaction in packet coalescing2025
Method and apparatus for data buffering of write operations and performing write2025
Reduced network load with combined put or get and receiver-managed offset2025
Programmable address range engine for larger region sizes2024
Valid bits of a translation lookaside buffer (TLB) for checking multiple page si2021
Performance monitoring2020
Apparatus and method for efficiently implementing a processor pipeline2019
Symmetric addressing2019
Fabric-integrated data pulling engine2019
Technologies for aggregation-based message synchronization2019
Controlling processor consumption using on-off keying having a maxiumum off time2019
Technologies for performance inspection at an endpoint node2018