Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Valid bits of a translation lookaside buffer (TLB) for checking multiple page sizes in one probe cycle and reconfigurable sub-TLBS

Valid bits of a translation lookaside buffer (TLB) for checking multiple page sizes in one probe cycle and reconfigurable sub-TLBS

US Patent 11055232 · Granted Jul 6, 2021

Estimated economic value: $31,309,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Metadata compaction in packet coalescing2025
Method and apparatus for data buffering of write operations and performing write2025
Matrix transpose and multiply2025
Reduced network load with combined put or get and receiver-managed offset2025
Programmable address range engine for larger region sizes2024
Programmable address range engine for larger region sizes2024
Matrix transpose and multiply2024
Branch prediction based on coherence operations in processors2024
Method and system for performing data movement operations with read snapshot and2023
Bit driving tool and device for use therewith2022
Method and system for performing data movement operations with read snapshot and2022
Method and apparatus for multi-level memory early page demotion2020