Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Programming and erasing structure for a floating gate memory cell and method of making

Programming and erasing structure for a floating gate memory cell and method of making

US Patent 7745870 · Granted Jun 29, 2010

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for stressing a non-volatile memory2018
Split-gate non-volatile memory (NVM) cell and method therefor2017
Non-volatile memory (NVM) with endurance control2016
Split gate memory cell with a layer of nanocrystals with improved erase performa2016
Low resistance polysilicon strap2016
Embedded data and code non-volatile memory cell configurations2016
Low resistance polysilicon strap2016
Methods and structures for charge storage isolation in split-gate memory arrays2015
Split-gate non-volatile memory cells having improved overlap tolerance2015
Integration of a non-volatile memory (NVM) cell and a logic transistor and metho2015
Semiconductor device having different non-volatile memories having nanocrystals 2014
First inter-layer dielectric stack for non-volatile memory2013